

What is Claimed:

1 1. A charge coupled device made according to a standard CMOS
2 process on a substrate of a first conductivity type, the charge coupled device
3 comprising:

4 a dielectric layer overlaying at least a portion of the substrate, and
5 at least two gate electrodes overlaying the dielectric layer, the at least
6 two gate electrodes defining at least two charge wells, the at least two gate
7 electrodes being separated by an inter-electrode gap; and

8 means for stabilizing the inter-electrode gap.

9 2. A charge coupled device according to claim 1, wherein the at
10 least two charge well areas are formed in a semiconductor material of a first
11 conductivity type and the means for stabilizing the inter-electrode gap includes a
12 semiconductor region of the first conductivity type but having a different dopant
13 concentration than the substrate, in the inter-electrode gap.

14 3. A charge coupled device according to claim 1, wherein the
15 means for stabilizing the inter-electrode gap includes:

16 a further dielectric layer formed over the at least two gate electrodes;
17 and

18 a further gate electrode formed overlying the further dielectric layer
19 and positioned over the inter-electrode gap.

20 4. A charge coupled device according to claim 3, wherein the
21 further dielectric layer is one of a gate oxide layer and a field oxide layer.

22 5. A charge coupled device according to claim 3, wherein the
23 further gate electrode is formed from one of metal and polysilicon.

24 6. A charge coupled device according to claim 3, wherein the at
25 least two charge well areas are formed in a semiconductor material of the first

1 conductivity type and the charge coupled device further includes a
2 semiconductor region of the first conductivity type, formed in the semiconductor
3 material beneath the inter-electrode gap, and having a different dopant
4 concentration than the semiconductor material forming the at least two charge well
5 areas.

1 7. A charge coupled device according to claim 1, wherein the
2 means for stabilizing the inter-electrode gap includes means for applying respective
3 bias potentials to the at least two gate electrodes, the bias potentials being sufficient
4 to cause fringing fields from the at least two gate electrodes to extend into the inter-
5 electrode gap.

1 8. A charge coupled device according to claim 1, wherein a first
2 one of the charge well areas and its corresponding gate electrode form a photogate
3 optical sensor and the charge coupled device further comprises:
4
5
6
7
8
9

a well region of a first conductivity type, adjacent to the photogate for
forming a charge barrier well, the charge barrier well being configured to divert
photocarriers into at least the photogate; and

1 9. a diffusion region of a second conductivity type, different from the first
2 conductivity type, the diffusion region being formed inside the charge barrier well
3 and being configured as an anti-blooming drain.
4
5
6
7
8
9

1 9. A charge coupled device according to claim 8, further
2 including:

3 a further well region of the first conductivity type, the further well
4 region forming a further charge barrier well; and

5 a plurality of further diffusion regions of the second conductivity type
6 in the further charge barrier well, the plurality of further diffusion regions forming a
7 charge sink and a plurality of transistors, wherein one of the at least two gate
8 electrodes that is not a photogate overlies a portion of the further charge barrier well
9 adjacent to the charge sink.

1 10. A charge coupled device according to claim 9, wherein the

1 plurality of transistors include a reset transistor and an emitter follower
2 amplifier, both coupled to the charge sink.

1 11. An optical sensor circuit for receiving photocarriers from a
2 source and being formed on a single monolithic substrate comprising:

3 a charge coupled device (CCD) array, the array being formed of a
4 plurality of pixels constructed with a standard single polysilicon CMOS process,
5 each pixel including,

6 a first dielectric layer overlaying the substrate;

7 at least two gate electrodes overlaying the first dielectric layer
8 and defining at least two charge wells, respectively, wherein adjacent ones
9 of the at least two gate electrodes are separated by an inter-electrode gap, a
10 combination of one of the at least two charge wells and its respective
11 overlaying gate electrode forming a photogate optical sensor and a
12 combination of another one of the at least two charge wells and its
13 respective overlaying gate electrode forming a transfer gate; and

14 means for stabilizing the inter-electrode gap.

1 12. An optical sensor according to claim 11, wherein the at least
2 two charge well areas are formed in a semiconductor material of a first
3 conductivity type and the CCD array further includes a semiconductor region of
4 the first conductivity type and having a different dopant concentration than the
5 semiconductor material forming the at least two charge well areas, the further
6 semiconductor region being formed in the semiconductor material, beneath the
7 inter-electrode gap.

1 13. An optical sensor according to claim 11, further comprising:

2 a well region of the first conductivity type, adjacent to the photogate
3 for forming a charge barrier well, the charge barrier well being configured to divert
4 photocarriers into at least the photogate; and

5 a diffusion region of a second conductivity type, different from the first

1 conductivity type, the diffusion region being formed inside the charge
2 barrier well and being configured as an anti-blooming drain.

1 14. An optical sensor according to claim 13, further including:

2 a further well region of the first conductivity type, the further well
3 region forming a further charge barrier well; and

4 a plurality of further diffusion regions of the second conductivity type
5 in the further charge barrier well, the plurality of further diffusion regions forming a
6 charge sink and a plurality of transistors, wherein one of the at least two gate
7 electrodes that is not a photogate overlies a portion of the further charge barrier well
8 adjacent to the charge sink.

1 15. A charge coupled device according to claim 13, wherein the
2 plurality of transistors include a reset transistor and an emitter follower amplifier,
3 both coupled to the charge sink.

1 16. An imager system comprising:

2 a single monolithic integrated circuit including:

3 a charge coupled device (CCD) imager array; and

4 a complementary metal oxide semiconductor (CMOS) analog to
5 digital converter coupled to receive image signals from the CCD imager array.

1 17. A camera system comprising:

2 a single monolithic integrated circuit including:

3 a charge coupled device (CCD) imager array; and

4 a complementary metal oxide semiconductor (CMOS) analog
5 to digital converter coupled to receive image signals from the CCD imager
6 array; and

1 optics configured to focus radiation onto the CCD imager array.

1 18. A charge coupled device made according to a standard single
2 polysilicon CMOS process, the charge coupled device comprising:

3 a substrate of a first conductivity type;

4 a well region of a second conductivity type, opposite to the first
5 conductivity type;

6 an oxide layer formed over at least the well region;

7 first and second polysilicon gate electrodes formed on the oxide layer
8 over the well region, the first and second gate electrodes being separated by an
9 inter-electrode gap, wherein the combination of the first and second polysilicon
10 gate electrodes, the oxide layer and the well region form a buried channel CCD
11 register.

12 19. A charge coupled device made according to a standard single
13 polysilicon CMOS process, the charge coupled device comprising:

14 a substrate of a first conductivity type;

15 a well region of a second conductivity type, opposite to the first
16 conductivity type defining a channel;

17 at least one diffusion of the first conductivity type in a portion of the
18 well region

19 an oxide layer formed over the well region and the at least one
20 diffusion;

21 first and second polysilicon gate electrodes formed on the oxide layer
22 over a portion of the well region, exclusive of the at least one diffusion, wherein
23 the combination of the first and second polysilicon gate electrodes, the oxide layer
24 and the well region form a virtual gate CCD register.

1 **20. A back illuminated imager comprising:**

2 a substrate of a first conductivity type having a front side and a back

3 side;

4 a photodetector formed in the front side of the substrate;

5 a well region of a second conductivity type, opposite to the first
6 conductivity type, formed in the front side of the substrate and separate from the
7 photodetector, the well region and the substrate forming a semiconductor junction;
8 and

9 at least one diffusion region in the well region of the second
10 conductivity type forming a component of the back illuminated imager;

11 whereby the component of the back illuminated imager is shielded
12 from photocarriers generated in response to photons received at the back side of
13 the substrate by the semiconductor junction.

1 **21. An electronic camera system comprising:**

2 an imager formed according to one of claims 18, 19 and 20; and

3 optics that are configured to focus radiation onto the imager.

1 **22. A method of making a charge coupled device (CCD) register**
2 using a standard complementary metal oxide semiconductor (CMOS) process
3 comprising the steps of:

4 providing a substrate of a first conductivity type;

5 forming an oxide layer over the substrate;

6 forming first and second polysilicon electrodes over the oxide layer,
7 the first and second polysilicon electrodes being separated by an inter-electrode gap
8 and defining a channel; and

1 stabilizing the inter-electrode gap.

1 23. A method of making a CCD register according to claim 22,
2 wherein the step of stabilizing the inter-electrode gap includes the step of forming a
3 semiconductor region of the first conductivity type but having a different dopant
4 concentration than the substrate.

1 24. A method of making a CCD register according to claim 22,
2 wherein the step of stabilizing the inter-electrode gap includes the steps of:

3 forming a further dielectric layer over the at least two gate electrodes;
4 and

5 forming a further gate electrode overlying the further dielectric layer
6 and positioned over the inter-electrode gap.

1 25. A method of making a CCD register according to claim 22,
2 wherein the step of stabilizing the inter-electrode gap includes the step of applying
3 respective bias potentials to the at least two gate electrodes, the bias potentials being
4 sufficient to cause fringing fields from the at least two gate electrodes to extend into
5 the inter-electrode gap.

1 26. A method of making a CCD register according to claim 22,
2 further including the step of forming a well region of a second conductivity type,
3 opposite to the first conductivity type in the substrate before forming the oxide
4 layer, the well region being configured to be beneath the first and second
5 polysilicon electrodes to form a buried channel structure.

1 27. A method of making a CCD register according to claim 22,
2 further including the step of forming a barrier well region as a well region of the
3 first conductivity type and a diffusion region of the second conductivity type,
4 inside the barrier well region as a blooming drain, the diffusion region of the
5 second conductivity type having a higher dopant concentration than the barrier well
6 region.

1 28. A method of making a CCD register according to claim 22,
2 further including the step of forming a further barrier well region of the first

1 conductivity type and a plurality of further diffusion regions of the
2 second conductivity type, inside the further barrier well region, the plurality of
3 further diffusion regions of the second conductivity type having a higher dopant
4 concentration than the barrier well region and forming source and drain electrodes
5 of the at least one transistor.

1 29. A method for making a back illuminated imager array
2 comprising the steps of:

3 providing a substrate of a first conductivity type, the substrate having
4 a front surface and a back surface;

5 forming a photodetector in the front surface of the substrate;

6 forming a well region of a second conductivity type, opposite to the
7 first conductivity type in the front surface of the substrate;

8 forming at least one imager component in the well region;

9 thinning the imager by removing a portion of the substrate from the
10 back side of the substrate; and

T1 annealing the thinned imager.

1 30. A method according to claim 29 further including the step of
2 applying a refractory metal as a metalization layer to the at least one imager
3 component prior to thinning the imager.